这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 综合技术 » 物联网技术 » Deglitching Techniques for High-Voltage

共1条 1/1 1 跳转至

Deglitching Techniques for High-Voltage R-2R DACs

高工
2012-04-12 18:25:00     打赏
Deglitching Techniques for High-Voltage R-2R DACs


关键词: Deglitching Techniques for High-Voltage R-2R DACs 


In an R-2R DAC design with supply voltages exceeding ±5V, large voltage glitches (up to 1.5V) can occur during the DAC's major-carry transitions. These glitches can propagate through the output buffer amplifier and appear at output. The slewing of the level shifters that control the top (VREF+) and bottom (VREF-) single-pole double-throw switches (S0 to SN) causes the glitches



 Deglitching Techniques for High-Voltage R-2R DACs.pdf



关键词: Deglitching     Techniques     Hi    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]