这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用手册】High-Speed Differential I/O Interf

共1条 1/1 1 跳转至

【应用手册】High-Speed Differential I/O Interfaces in Stratix Devices

高工
2012-04-23 09:13:19     打赏
【应用手册】High-Speed Differential I/O Interfaces in Stratix Devices
To achieve high data transfer rates, Stratix® devices support True-
LVDSTM differential I/O interfaces which have dedicated
serializer/deserializer (SERDES) circuitry for each differential I/O pair.
Stratix SERDES circuitry transmits and receives up to 840 megabits per
second (Mbps) per channel. The differential I/O interfaces in Stratix
devices support many high-speed I/O standards, such as LVDS,
LVPECL, PCML, and HyperTransportTM technology. Stratix device highspeed
modules are designed to provide solutions for many leading
protocols such as SPI-4 Phase 2, SFI-4, 10G Ethernet XSBI, RapidIO,
HyperTransport technology, and UTOPIA-4.
ch_5_vol_2(Replaces AN 202).pdf



关键词: 应用     手册     High-Speed     Differen    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]