这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用笔记】在Stratix和Stratix GX器件中实现时钟切换(Imple

共1条 1/1 1 跳转至

【应用笔记】在Stratix和Stratix GX器件中实现时钟切换(Implementing Clock Switchover in Stratix & St

高工
2012-05-24 20:31:47     打赏
【应用笔记】在Stratix和Stratix GX器件中实现时钟切换(Implementing Clock Switchover in Stratix & Stratix GX Devices)
时钟切换功能允许PLL在两个参考输入时钟之间进行切换。
The clock switchover feature allows the PLL to switch between two
reference input clocks. Designers can use this feature for clock
redundancy or for a dual clock domain application such as in a system
where the system can turn on the redundant clock if the primary clock
stops running. The clock switchover circuitry can perform clock
switchover automatically, when the clock is no longer toggling, or based
on a user control signal.
an313.pdf



关键词: 应用     笔记     Stratix     器件     实现     时钟     切换    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]