2019安路科技FPGA技术研讨会 10月23日 北京→ 立即报名 ←
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用笔记】莱迪思(Lattice)半导体用户的Altera设计流程(Alter

共1条 1/1 1 跳转至

【应用笔记】莱迪思(Lattice)半导体用户的Altera设计流程(Altera Design Flow for Lattice Semiconductor

高工
2012-05-23 15:18:49    评分
【应用笔记】莱迪思(Lattice)半导体用户的Altera设计流程(Altera Design Flow for Lattice Semiconductor Users)
如今的CPLD设计要求一个简单、却高效的设计环境来缩短设计的上市时间。
Today’s CPLD designs require a simple, but effective design
environment to decrease the designs’ time to market. The design
environment must contain an integrated suite of tools that allows you to
take your CPLD design from conception to implementation. Numerous
CPLD design environments address these requirements, but this
document explains the functions of the Quartus® II software developed
by Altera® Corporation, and the ispLEVER software developed by Lattice
Semiconductor. This application note compares the design suite
contained in both software packages, and how each addresses the CPLD
design requirements.an345.pdf



关键词: 应用     笔记     莱迪     Lattice     半导体     用户     A    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]