pll_dvi pll_dvi (
.CLKIN1_IN(clk100),
.RST_IN(rst_n),
.CLKOUT0_OUT(clk_100),
.CLKOUT1_OUT(clk_50),
.CLKOUT2_OUT(clk_25),
.LOCKED_OUT(locked_out)
);
本人用virtex-5,在ISE12.4中,例化输入100M时钟,输出分别为100M,50M,25M,但是综合的时候却提示警告,请问该做如何处理?谢谢!
WARNING:Xst:616 - Invalid property "CLKIN_FREQ_MAX 710.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKIN_FREQ_MIN 19.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKPFD_FREQ_MAX 550.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKPFD_FREQ_MIN 19.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "VCOCLK_FREQ_MAX 1440.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "VCOCLK_FREQ_MIN 400.000000": Did not attach to PLL_ADV_INST.
我要赚赏金打赏帖 |
|
|---|---|
| 告别手动建模:我让AI用FreeCAD画了个开发板外壳被打赏¥30元 | |
| 【瑞萨RA8D1测评】总结收官——从IMU动作识别到LVGL桌宠被打赏¥33元 | |
| 【瑞萨BLE/WIFI模块测评】MPU6050双链路对比被打赏¥30元 | |
| 【瑞萨BLE/WIFI模块测评】DA14531被打赏¥28元 | |
| 【瑞萨BLE/WI-FI模块测评】DA16200被打赏¥28元 | |
| 【瑞萨BLE/WIFI模块测评】环境搭建被打赏¥32元 | |
| 【瑞萨RA8D1测评】LVGL显示动画被打赏¥30元 | |
| 【瑞萨RA8D1测评】IMU动作识别的数据采集与模型训练被打赏¥33元 | |
| 【S32K3学习整理】时钟系统 ClockOut 功能被打赏¥28元 | |
| 【S32K3学习整理】以太网LoopBack模式功能验证被打赏¥26元 | |
我要赚赏金
