网站首页
这些小活动你都参加了吗？快来围观一下吧！>>
电子产品世界 » 论坛首页 » 企业专区 » Xilinx » virtex-5 PLL_ADV警告

共2条 1/1 1 跳转至页

virtex-5 PLL_ADV警告

gxiaob
菜鸟
2012-08-27 10:36:55     打赏
pll_dvi pll_dvi (
.CLKIN1_IN(clk100),
.RST_IN(rst_n),
.CLKOUT0_OUT(clk_100),
.CLKOUT1_OUT(clk_50),
.CLKOUT2_OUT(clk_25),
.LOCKED_OUT(locked_out)
);
本人用virtex-5，在ISE12.4中，例化输入100M时钟，输出分别为100M,50M,25M，但是综合的时候却提示警告，请问该做如何处理？谢谢！
WARNING:Xst:616 - Invalid property "CLKIN_FREQ_MAX 710.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKIN_FREQ_MIN 19.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKPFD_FREQ_MAX 550.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKPFD_FREQ_MIN 19.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "VCOCLK_FREQ_MAX 1440.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "VCOCLK_FREQ_MIN 400.000000": Did not attach to PLL_ADV_INST.
回复
收藏
0



关键词： virtex-5     警告    

zyz013920
菜鸟
2012-09-13 16:18:42     打赏
2楼
warning和代码不一致，能不能把信息给全

评论
共2条 1/1 1 跳转至页

回复

匿名不能发帖！请先 [ 登陆 注册 ]