EEPW论坛

全文浏览：http://www.analogcn.com/Article/wz3/200711/20071120000955.html

做个记录 只列出几个例子

Load / Store
Load Immediate
p3 = 12 (z) ;
r0 = -344 (x) ;
Load Pointer Register
p5 = [ p0 ++ ] ;
p2 = [ sp -- ] ;
Load Data Register
r7 = [i3 ++ m0] ;
r1 = [ p0 ++ p1 ] ;
r0 = [ i0 ++ ] ;
Load Half-Word
r3 = w [ p0 ] (z) ;
r6 = w [ p2 + 12 ] (x) ;
r7.h = w [ i3 ++ ] ;
Load Byte
r7 = b [ p1 ++ ] (z) ;
r2 = b [ sp -- ] (x) ;
Store Pointer Register
[ p0 -- ] = p2 ;
Store Data Register
[ i0 ++ ] = r0 ;
Store Data Register Half
w[ i0 -- ] = r1.h ;
w [ sp -- ] = r2 ;
Store Byte
b [ p1 ++ ] = r7 ;

Move
Move Register
r7 = p2 ;
r0 = a0 (iss2) ;
r4 = r0.l (z) ;
r4 = r0.l(x) ;
a0.l = r5.l ;
r2.h = a1 ;
r3.1 = a0, r3.h = a1 ;
r7 = r2.b (z) ;
r7 = r2.b(x) ;

Stack Control
[ -- sp ] = (r7:5, p5:0) ;
(r7:5, p5:0) = [ sp ++ ] ;

Logical Operations
r4 = r4 & r3 ;
r3 = ~ r4 ;
r4 = r4 | r3 ;
r4 = r4 ^ r3 ;
r0.l = cc = bxorshift (a0, r1) ;
r0.l = cc = bxor (a0, a1, cc) ;
a0 = bxorshift (a0, a1, cc) ;

全文浏览：http://www.analogcn.com/Article/wz3/200711/20071120000955.html