The Xilinx® 2.1i development system adds Stamp Model Generation. This feature supports the use of board-level Static Timing Analysis tools, such as Mentor Graphics' Tau and Viewlogic's Blast. With these tools, users of Xilinx programmable logic products can accelerate board-level design verification.


xapp166.pdf