【应用手册】AN 573: Implementing the Interlaken Protocol in Stratix IV Transceivers
This application note describes how to implement the Interlaken protocol in 40 Gbps
and 100 Gbps applications with Stratix® IV transceivers (Stratix IV GX and Stratix IV
GT devices). It describes in detail the transceiver configuration and clocking scheme
to achieve the maximum channel utilization.
Interlaken is a high-speed communication protocol for high bandwidth (3 Gbps and
higher) serial interface applications. The protocol allows multiple lanes to form a
single Interlaken link, providing a scalable solution for 40 Gbps and 100 Gbps
applications. The number of lanes for a given Interlaken link depends on the system
requirements. The Interlaken protocol follows the CEI-6G-SR specification
(www.oiforum.com). When multiple lanes are combined to form an Interlaken link,
the protocol requires the skew between the transmitter lanes (measured at the
transmitter output) to be within 67 unit intervals (UI).
Figure 1 shows an example of a 40G/100G line card solution that uses Altera®
Stratix IV GT and Stratix IV GX devices.an573.pdf
共1条
1/1 1 跳转至页
【应用手册】AN 573: Implementing the Interlaken Protocol in Stratix IV Transceivers
共1条
1/1 1 跳转至页
回复
有奖活动 | |
---|---|
【有奖活动】分享技术经验,兑换京东卡 | |
话不多说,快进群! | |
请大声喊出:我要开发板! | |
【有奖活动】EEPW网站征稿正在进行时,欢迎踊跃投稿啦 | |
奖!发布技术笔记,技术评测贴换取您心仪的礼品 | |
打赏了!打赏了!打赏了! |
打赏帖 | |
---|---|
【笔记】生成报错synthdesignERROR被打赏50分 | |
【STM32H7S78-DK评测】LTDC+DMA2D驱动RGBLCD屏幕被打赏50分 | |
【STM32H7S78-DK评测】Coremark基准测试被打赏50分 | |
【STM32H7S78-DK评测】浮点数计算性能测试被打赏50分 | |
【STM32H7S78-DK评测】Execute in place(XIP)模式学习笔记被打赏50分 | |
每周了解几个硬件知识+buckboost电路(五)被打赏10分 | |
【换取逻辑分析仪】RA8 PMU 模块功能寄存器功能说明被打赏20分 | |
野火启明6M5适配SPI被打赏20分 | |
NUCLEO-U083RC学习历程2-串口输出测试被打赏20分 | |
【笔记】STM32CUBEIDE的Noruletomaketarget编译问题被打赏50分 |