【应用手册】Cyclone III Simultaneous Switching Noise (SSN) Design Guidelines
Low-cost FPGAs designed on 90-nm and 65-nm process technologies are
made to support high performance applications with system clocks and
interfaces such as DDR2 pushing 200 MHz and LVDS applications up to
840 Mbps. The device is designed with fast edge rates which can cause
signal integrity problems such as simultaneous switching noise (SSN)
which may limit system performance and affect circuit operation. These
problems can exist even at low data rates as the signal edge rate remains
the same regardless of the data rate. For high performance applications
such as DDR2 interfaces, Altera® has largely done the work by preassigning
DQ and DQS signals and accounting for SSN when setting
performance limits. For other applications, it is up to the designer to
determine the pin placement and I/O settings to optimize performance.
By following some simple guidelines and best practices for device
settings, pin-out selection, and PCB design, you can avoid many of the
signal integrity problems for your designs.
This application note provides a framework to describe SSN and
understand the sources of SSN, discusses ways to mitigate SSN for
Cyclone® III FPGAs by using I/O settings and selecting proper I/O
standards, and provides guidelines on PCB design that are good practice
for general high speed digital designs. To demonstrate the effects of the
various recommendations, characterization data measured on Cyclone III
devices is shown throughout.
AN508.pdf
共1条
1/1 1 跳转至页
【应用手册】Cyclone III Simultaneous Switching Noise (SSN) Design Guidelines
关键词: 应用 手册 Cyclone Simultaneou
共1条
1/1 1 跳转至页
回复
有奖活动 | |
---|---|
【有奖活动】分享技术经验,兑换京东卡 | |
话不多说,快进群! | |
请大声喊出:我要开发板! | |
【有奖活动】EEPW网站征稿正在进行时,欢迎踊跃投稿啦 | |
奖!发布技术笔记,技术评测贴换取您心仪的礼品 | |
打赏了!打赏了!打赏了! |
打赏帖 | |
---|---|
与电子爱好者谈读图四被打赏50分 | |
与电子爱好者谈读图二被打赏50分 | |
【FRDM-MCXN947评测】Core1适配运行FreeRtos被打赏50分 | |
【FRDM-MCXN947评测】双核调试被打赏50分 | |
【CPKCORRA8D1B评测】---移植CoreMark被打赏50分 | |
【CPKCORRA8D1B评测】---打开硬件定时器被打赏50分 | |
【FRDM-MCXA156评测】4、CAN loopback模式测试被打赏50分 | |
【CPKcorRA8D1评测】--搭建初始环境被打赏50分 | |
【FRDM-MCXA156评测】3、使用FlexIO模拟UART被打赏50分 | |
【FRDM-MCXA156评测】2、rt-thread MCXA156 BSP制作被打赏50分 |