Warning: (vsim-3473) Component instance "I1 : inv" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "I2 : inv" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "A1 : and3" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "A2 : and3" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "A3 : and3" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "A4 : and3" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
我把顶层文件还有各个子模块都放在了一个工程下,对顶层文件仿真时就会出现这个问题,添加信号以后没有输出。求指导!谢谢!
有奖活动 | |
---|---|
【有奖活动——B站互动赢积分】活动开启啦! | |
【有奖活动】分享技术经验,兑换京东卡 | |
话不多说,快进群! | |
请大声喊出:我要开发板! | |
【有奖活动】EEPW网站征稿正在进行时,欢迎踊跃投稿啦 | |
奖!发布技术笔记,技术评测贴换取您心仪的礼品 | |
打赏了!打赏了!打赏了! |