Warning: (vsim-3473) Component instance "I1 : inv" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "I2 : inv" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "A1 : and3" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "A2 : and3" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "A3 : and3" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
# ** Warning: (vsim-3473) Component instance "A4 : and3" is not bound.
# Time: 0 ns Iteration: 0 Instance: /decode File: F:/eryi/eryi.vhd
我把顶层文件还有各个子模块都放在了一个工程下,对顶层文件仿真时就会出现这个问题,添加信号以后没有输出。求指导!谢谢!
有奖活动 | |
---|---|
【有奖活动】分享技术经验,兑换京东卡 | |
话不多说,快进群! | |
请大声喊出:我要开发板! | |
【有奖活动】EEPW网站征稿正在进行时,欢迎踊跃投稿啦 | |
奖!发布技术笔记,技术评测贴换取您心仪的礼品 | |
打赏了!打赏了!打赏了! |
打赏帖 | |
---|---|
与电子爱好者谈读图二被打赏50分 | |
【FRDM-MCXN947评测】Core1适配运行FreeRtos被打赏50分 | |
【FRDM-MCXN947评测】双核调试被打赏50分 | |
【CPKCORRA8D1B评测】---移植CoreMark被打赏50分 | |
【CPKCORRA8D1B评测】---打开硬件定时器被打赏50分 | |
【FRDM-MCXA156评测】4、CAN loopback模式测试被打赏50分 | |
【CPKcorRA8D1评测】--搭建初始环境被打赏50分 | |
【FRDM-MCXA156评测】3、使用FlexIO模拟UART被打赏50分 | |
【FRDM-MCXA156评测】2、rt-thread MCXA156 BSP制作被打赏50分 | |
【FRDM-MCXN947评测】核间通信MUTEX被打赏50分 |