共2条
1/1 1 跳转至页
问
Protel Design System Design Rule Check
PCB File : Documents\dianlu.PCB
Date : 22-Sep-2006
Time : 09:27:18
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net VCC )
Violation Track (58625mil,57090mil)(58640mil,57090mil) TopLayer Actual Width = 25mil
Violation Track (57275mil,55840mil)(57286.142mil,55840mil) TopLayer Actual Width = 20mil
Violation Track (58485mil,56580mil)(58505mil,56560mil) TopLayer Actual Width = 20mil
Rule Violations :3
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net GND )
Violation Track (57300mil,55697.441mil)(57300mil,55700mil) TopLayer Actual Width = 20mil
Violation Track (57286.142mil,55697.441mil)(57300mil,55697.441mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55554.882mil)(56920mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55550mil)(56900mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (57300mil,55700mil)(57319mil,55700mil) TopLayer Actual Width = 20mil
Rule Violations :5
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (On the board )
Violation Pad P1-1(60260mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-3(60363mil,56686mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-2(60489mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad J1-11(59652mil,55507mil) MultiLayer Actual Hole Size = 140mil
Violation Pad J1-10(60638mil,55507mil) MultiLayer Actual Hole Size = 140mil
Rule Violations :5
Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Prefered=15mil) (On the board )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Rule Violations :0
Processing Rule : Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected : 13
Time Elapsed : 00:00:00 答 1: I see
PCB File : Documents\dianlu.PCB
Date : 22-Sep-2006
Time : 09:27:18
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net VCC )
Violation Track (58625mil,57090mil)(58640mil,57090mil) TopLayer Actual Width = 25mil
Violation Track (57275mil,55840mil)(57286.142mil,55840mil) TopLayer Actual Width = 20mil
Violation Track (58485mil,56580mil)(58505mil,56560mil) TopLayer Actual Width = 20mil
Rule Violations :3
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net GND )
Violation Track (57300mil,55697.441mil)(57300mil,55700mil) TopLayer Actual Width = 20mil
Violation Track (57286.142mil,55697.441mil)(57300mil,55697.441mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55554.882mil)(56920mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55550mil)(56900mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (57300mil,55700mil)(57319mil,55700mil) TopLayer Actual Width = 20mil
Rule Violations :5
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (On the board )
Violation Pad P1-1(60260mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-3(60363mil,56686mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-2(60489mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad J1-11(59652mil,55507mil) MultiLayer Actual Hole Size = 140mil
Violation Pad J1-10(60638mil,55507mil) MultiLayer Actual Hole Size = 140mil
Rule Violations :5
Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Prefered=15mil) (On the board )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Rule Violations :0
Processing Rule : Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected : 13
Time Elapsed : 00:00:00 答 1: I see
共2条
1/1 1 跳转至页
回复
| 有奖活动 | |
|---|---|
| 这个春节你犒赏自己什么了?分享你的故事,有奖征集 | |
| 2026年“我要开发板活动”第三季,开始了! | |
| 硬核工程师专属补给计划——填盲盒 | |
| “我踩过的那些坑”主题活动——第002期 | |
| 【EEPW电子工程师创研计划】技术变现通道已开启~ | |
| 发原创文章 【每月瓜分千元赏金 凭实力攒钱买好礼~】 | |
| 【EEPW在线】E起听工程师的声音! | |
| 高校联络员开始招募啦!有惊喜!! | |
我要赚赏金打赏帖 |
|
|---|---|
| 【S32K3XX】HSE 密钥管理被打赏¥17元 | |
| 【S32K3XX】Standby RAM的初始化流程被打赏¥18元 | |
| Gravity:中英文语音合成模块V2.0及其串口控制被打赏¥24元 | |
| 全彩色度变化图的绘制被打赏¥27元 | |
| 【FreeRtos】FreeRtos任务栈的生长方向管理方式被打赏¥20元 | |
| 【瑞萨RA8D1 LVGL/LWIP评测】LVGL添加输入设备:EC11旋转编码器被打赏¥39元 | |
| 【瑞萨RA8D1 LVGL/LWIP评测】RA8D1部署FreeRTOS+LVGL被打赏¥33元 | |
| 空气质量检测器设计与实现被打赏¥24元 | |
| 【瑞萨RA8D1 LVGL/LWIP评测】LWIP进行UDP、TCP、HTTP、MQTT功能联合测试被打赏¥41元 | |
| 【瑞萨RA8D1 LVGL/LWIP评测】RA8D1部署FreeRTOS+LWIP被打赏¥36元 | |
我要赚赏金
