共2条
1/1 1 跳转至页
问
Protel Design System Design Rule Check
PCB File : Documents\dianlu.PCB
Date : 22-Sep-2006
Time : 09:27:18
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net VCC )
Violation Track (58625mil,57090mil)(58640mil,57090mil) TopLayer Actual Width = 25mil
Violation Track (57275mil,55840mil)(57286.142mil,55840mil) TopLayer Actual Width = 20mil
Violation Track (58485mil,56580mil)(58505mil,56560mil) TopLayer Actual Width = 20mil
Rule Violations :3
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net GND )
Violation Track (57300mil,55697.441mil)(57300mil,55700mil) TopLayer Actual Width = 20mil
Violation Track (57286.142mil,55697.441mil)(57300mil,55697.441mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55554.882mil)(56920mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55550mil)(56900mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (57300mil,55700mil)(57319mil,55700mil) TopLayer Actual Width = 20mil
Rule Violations :5
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (On the board )
Violation Pad P1-1(60260mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-3(60363mil,56686mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-2(60489mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad J1-11(59652mil,55507mil) MultiLayer Actual Hole Size = 140mil
Violation Pad J1-10(60638mil,55507mil) MultiLayer Actual Hole Size = 140mil
Rule Violations :5
Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Prefered=15mil) (On the board )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Rule Violations :0
Processing Rule : Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected : 13
Time Elapsed : 00:00:00 答 1: I see
PCB File : Documents\dianlu.PCB
Date : 22-Sep-2006
Time : 09:27:18
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net VCC )
Violation Track (58625mil,57090mil)(58640mil,57090mil) TopLayer Actual Width = 25mil
Violation Track (57275mil,55840mil)(57286.142mil,55840mil) TopLayer Actual Width = 20mil
Violation Track (58485mil,56580mil)(58505mil,56560mil) TopLayer Actual Width = 20mil
Rule Violations :3
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net GND )
Violation Track (57300mil,55697.441mil)(57300mil,55700mil) TopLayer Actual Width = 20mil
Violation Track (57286.142mil,55697.441mil)(57300mil,55697.441mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55554.882mil)(56920mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55550mil)(56900mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (57300mil,55700mil)(57319mil,55700mil) TopLayer Actual Width = 20mil
Rule Violations :5
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (On the board )
Violation Pad P1-1(60260mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-3(60363mil,56686mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-2(60489mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad J1-11(59652mil,55507mil) MultiLayer Actual Hole Size = 140mil
Violation Pad J1-10(60638mil,55507mil) MultiLayer Actual Hole Size = 140mil
Rule Violations :5
Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Prefered=15mil) (On the board )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Rule Violations :0
Processing Rule : Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected : 13
Time Elapsed : 00:00:00 答 1: I see
共2条
1/1 1 跳转至页
回复
| 有奖活动 | |
|---|---|
| 2026年“我要开发板活动”第三季,开始了! | |
| 硬核工程师专属补给计划——填盲盒 | |
| “我踩过的那些坑”主题活动——第002期 | |
| 【EEPW电子工程师创研计划】技术变现通道已开启~ | |
| 发原创文章 【每月瓜分千元赏金 凭实力攒钱买好礼~】 | |
| 【EEPW在线】E起听工程师的声音! | |
| 高校联络员开始招募啦!有惊喜!! | |
| 【工程师专属福利】每天30秒,积分轻松拿!EEPW宠粉打卡计划启动! | |
我要赚赏金打赏帖 |
|
|---|---|
| 以启明云端ESP32P4开发板实现TF卡读写功能被打赏¥28元 | |
| 【分享开发笔记,赚取电动螺丝刀】树莓派5串口UART0配置被打赏¥25元 | |
| 【STM32F103ZET6】17:分享在Rtos项目中断管理的使用经验被打赏¥23元 | |
| 【STM32F103ZET6】16:分享在中断中恢复串口任务,遇到的问题被打赏¥31元 | |
| 在FireBeetle2ESP32-C5上实现温度大气压检测及显示被打赏¥21元 | |
| 【分享开发笔记,赚取电动螺丝刀】SAME51双串口收发配置被打赏¥27元 | |
| Chaos-nano操作系统在手持式VOC检测设备上的应用被打赏¥37元 | |
| 【分享开发笔记,赚取电动螺丝刀】关于在导入第三方库lib时,wchart类型冲突的原因及解决方案被打赏¥30元 | |
| 在FireBeetle2ESP32-C5上实现温湿度检测和显示被打赏¥20元 | |
| 在FireBeetle2ESP32-C5上实现光照强度检测及显示被打赏¥21元 | |
我要赚赏金
