共2条
1/1 1 跳转至页

问
Protel Design System Design Rule Check
PCB File : Documents\dianlu.PCB
Date : 22-Sep-2006
Time : 09:27:18
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net VCC )
Violation Track (58625mil,57090mil)(58640mil,57090mil) TopLayer Actual Width = 25mil
Violation Track (57275mil,55840mil)(57286.142mil,55840mil) TopLayer Actual Width = 20mil
Violation Track (58485mil,56580mil)(58505mil,56560mil) TopLayer Actual Width = 20mil
Rule Violations :3
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net GND )
Violation Track (57300mil,55697.441mil)(57300mil,55700mil) TopLayer Actual Width = 20mil
Violation Track (57286.142mil,55697.441mil)(57300mil,55697.441mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55554.882mil)(56920mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55550mil)(56900mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (57300mil,55700mil)(57319mil,55700mil) TopLayer Actual Width = 20mil
Rule Violations :5
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (On the board )
Violation Pad P1-1(60260mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-3(60363mil,56686mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-2(60489mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad J1-11(59652mil,55507mil) MultiLayer Actual Hole Size = 140mil
Violation Pad J1-10(60638mil,55507mil) MultiLayer Actual Hole Size = 140mil
Rule Violations :5
Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Prefered=15mil) (On the board )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Rule Violations :0
Processing Rule : Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected : 13
Time Elapsed : 00:00:00 答 1: I see
PCB File : Documents\dianlu.PCB
Date : 22-Sep-2006
Time : 09:27:18
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net VCC )
Violation Track (58625mil,57090mil)(58640mil,57090mil) TopLayer Actual Width = 25mil
Violation Track (57275mil,55840mil)(57286.142mil,55840mil) TopLayer Actual Width = 20mil
Violation Track (58485mil,56580mil)(58505mil,56560mil) TopLayer Actual Width = 20mil
Rule Violations :3
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net GND )
Violation Track (57300mil,55697.441mil)(57300mil,55700mil) TopLayer Actual Width = 20mil
Violation Track (57286.142mil,55697.441mil)(57300mil,55697.441mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55554.882mil)(56920mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55550mil)(56900mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (57300mil,55700mil)(57319mil,55700mil) TopLayer Actual Width = 20mil
Rule Violations :5
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (On the board )
Violation Pad P1-1(60260mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-3(60363mil,56686mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-2(60489mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad J1-11(59652mil,55507mil) MultiLayer Actual Hole Size = 140mil
Violation Pad J1-10(60638mil,55507mil) MultiLayer Actual Hole Size = 140mil
Rule Violations :5
Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Prefered=15mil) (On the board )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Rule Violations :0
Processing Rule : Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected : 13
Time Elapsed : 00:00:00 答 1: I see
共2条
1/1 1 跳转至页
回复
有奖活动 | |
---|---|
【EEPW电子工程师创研计划】技术变现通道已开启~ | |
发原创文章 【每月瓜分千元赏金 凭实力攒钱买好礼~】 | |
【EEPW在线】E起听工程师的声音! | |
“我踩过的那些坑”主题活动——第001期 | |
高校联络员开始招募啦!有惊喜!! | |
【工程师专属福利】每天30秒,积分轻松拿!EEPW宠粉打卡计划启动! | |
送您一块开发板,2025年“我要开发板活动”又开始了! | |
打赏了!打赏了!打赏了! |
打赏帖 | |
---|---|
【我踩过的那些坑】STM32的硬件通讯调试过程的“坑”被打赏50分 | |
【我踩过的那些坑】晶振使用的问题被打赏100分 | |
【我踩过的那些坑】电感选型错误导致的处理器连接不上被打赏50分 | |
【我踩过的那些坑】工作那些年踩过的记忆深刻的坑被打赏10分 | |
【我踩过的那些坑】DRC使用位置错误导致的问题被打赏100分 | |
我踩过的那些坑之混合OTL功放与落地音箱被打赏50分 | |
汽车电子中巡航控制系统的使用被打赏10分 | |
【我踩过的那些坑】工作那些年踩过的记忆深刻的坑被打赏100分 | |
分享汽车电子中巡航控制系统知识被打赏10分 | |
分享安全气囊系统的检修注意事项被打赏10分 |