共2条
1/1 1 跳转至页
问
Protel Design System Design Rule Check
PCB File : Documents\dianlu.PCB
Date : 22-Sep-2006
Time : 09:27:18
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net VCC )
Violation Track (58625mil,57090mil)(58640mil,57090mil) TopLayer Actual Width = 25mil
Violation Track (57275mil,55840mil)(57286.142mil,55840mil) TopLayer Actual Width = 20mil
Violation Track (58485mil,56580mil)(58505mil,56560mil) TopLayer Actual Width = 20mil
Rule Violations :3
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net GND )
Violation Track (57300mil,55697.441mil)(57300mil,55700mil) TopLayer Actual Width = 20mil
Violation Track (57286.142mil,55697.441mil)(57300mil,55697.441mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55554.882mil)(56920mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55550mil)(56900mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (57300mil,55700mil)(57319mil,55700mil) TopLayer Actual Width = 20mil
Rule Violations :5
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (On the board )
Violation Pad P1-1(60260mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-3(60363mil,56686mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-2(60489mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad J1-11(59652mil,55507mil) MultiLayer Actual Hole Size = 140mil
Violation Pad J1-10(60638mil,55507mil) MultiLayer Actual Hole Size = 140mil
Rule Violations :5
Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Prefered=15mil) (On the board )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Rule Violations :0
Processing Rule : Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected : 13
Time Elapsed : 00:00:00 答 1: I see
PCB File : Documents\dianlu.PCB
Date : 22-Sep-2006
Time : 09:27:18
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net VCC )
Violation Track (58625mil,57090mil)(58640mil,57090mil) TopLayer Actual Width = 25mil
Violation Track (57275mil,55840mil)(57286.142mil,55840mil) TopLayer Actual Width = 20mil
Violation Track (58485mil,56580mil)(58505mil,56560mil) TopLayer Actual Width = 20mil
Rule Violations :3
Processing Rule : Width Constraint (Min=40mil) (Max=40mil) (Prefered=40mil) (Is on net GND )
Violation Track (57300mil,55697.441mil)(57300mil,55700mil) TopLayer Actual Width = 20mil
Violation Track (57286.142mil,55697.441mil)(57300mil,55697.441mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55554.882mil)(56920mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (56900mil,55550mil)(56900mil,55554.882mil) TopLayer Actual Width = 20mil
Violation Track (57300mil,55700mil)(57319mil,55700mil) TopLayer Actual Width = 20mil
Rule Violations :5
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (On the board )
Violation Pad P1-1(60260mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-3(60363mil,56686mil) MultiLayer Actual Hole Size = 102mil
Violation Pad P1-2(60489mil,56500mil) MultiLayer Actual Hole Size = 102mil
Violation Pad J1-11(59652mil,55507mil) MultiLayer Actual Hole Size = 140mil
Violation Pad J1-10(60638mil,55507mil) MultiLayer Actual Hole Size = 140mil
Rule Violations :5
Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Prefered=15mil) (On the board )
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Rule Violations :0
Processing Rule : Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected : 13
Time Elapsed : 00:00:00 答 1: I see
共2条
1/1 1 跳转至页
回复
有奖活动 | |
---|---|
【有奖活动】分享技术经验,兑换京东卡 | |
话不多说,快进群! | |
请大声喊出:我要开发板! | |
【有奖活动】EEPW网站征稿正在进行时,欢迎踊跃投稿啦 | |
奖!发布技术笔记,技术评测贴换取您心仪的礼品 | |
打赏了!打赏了!打赏了! |
打赏帖 | |
---|---|
【笔记】生成报错synthdesignERROR被打赏50分 | |
【STM32H7S78-DK评测】LTDC+DMA2D驱动RGBLCD屏幕被打赏50分 | |
【STM32H7S78-DK评测】Coremark基准测试被打赏50分 | |
【STM32H7S78-DK评测】浮点数计算性能测试被打赏50分 | |
【STM32H7S78-DK评测】Execute in place(XIP)模式学习笔记被打赏50分 | |
每周了解几个硬件知识+buckboost电路(五)被打赏10分 | |
【换取逻辑分析仪】RA8 PMU 模块功能寄存器功能说明被打赏20分 | |
野火启明6M5适配SPI被打赏20分 | |
NUCLEO-U083RC学习历程2-串口输出测试被打赏20分 | |
【笔记】STM32CUBEIDE的Noruletomaketarget编译问题被打赏50分 |