这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用手册】Implementing Double Data Rate I/O

共1条 1/1 1 跳转至

【应用手册】Implementing Double Data Rate I/O Signaling in Cyclone Devices

高工
2012-04-23 08:48:24     打赏
【应用手册】Implementing Double Data Rate I/O Signaling in Cyclone Devices
Double data rate (DDR) transmission is used in many applications where
fast data transmission is needed, such as memory access and first-in
first-out (FIFO) memory structures. DDR uses both edges of a clock to
transmit data, which facilitates data transmission at twice the rate of a
single data rate (SDR) architecture using the same clock speed. This
method also reduces the number of I/O pins required to transmit data.
cyc_c51010(Replaces AN256) .pdf



关键词: 应用     手册     Implementing     Double    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]