这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用手册】AN 573: Implementing the Interlake

共1条 1/1 1 跳转至

【应用手册】AN 573: Implementing the Interlaken Protocol in Stratix IV Transceivers

高工
2012-05-12 17:40:28     打赏
【应用手册】AN 573: Implementing the Interlaken Protocol in Stratix IV Transceivers
This application note describes how to implement the Interlaken protocol in 40 Gbps
and 100 Gbps applications with Stratix® IV transceivers (Stratix IV GX and Stratix IV
GT devices). It describes in detail the transceiver configuration and clocking scheme
to achieve the maximum channel utilization.
Interlaken is a high-speed communication protocol for high bandwidth (3 Gbps and
higher) serial interface applications. The protocol allows multiple lanes to form a
single Interlaken link, providing a scalable solution for 40 Gbps and 100 Gbps
applications. The number of lanes for a given Interlaken link depends on the system
requirements. The Interlaken protocol follows the CEI-6G-SR specification
(www.oiforum.com). When multiple lanes are combined to form an Interlaken link,
the protocol requires the skew between the transmitter lanes (measured at the
transmitter output) to be within 67 unit intervals (UI).
Figure 1 shows an example of a 40G/100G line card solution that uses Altera®
Stratix IV GT and Stratix IV GX devices.an573.pdf



关键词: 应用     手册     Implementing     Interl    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]