【应用手册】Power Optimization in Stratix IV FPGAs
The Stratix® IV family of devices from Altera is based on 0.9 V, 40 nm
Process technology. Stratix IV FPGAs deliver a high level of performance
and power efficiency for high-end applications. The innovative
architecture of Stratix IV devices is optimized to get the maximum power
saving through a variety of process, circuit, and architecture
optimizations and innovations. The advanced architecture of Stratix IV
devices features triple-gate oxide, all-copper routing with low-k dielectric
material that dramatically reduces power and improves performance.
Stratix IV devices include advanced, efficient logic structures called
adaptive logic modules (ALMs) that obtain maximum performance while
minimizing power consumption.
Altera provides the Quartus® II PowerPlay Power Analyzer tool to aid
you during the design process by delivering fast and accurate estimations
of power consumption. You can use this information to locate the blocks
in your design that are consuming the most power and target those blocks
to minimize the power consumption of your design.
an514.pdf
共1条
1/1 1 跳转至页
【应用手册】Power Optimization in Stratix IV FPGAs
关键词: 应用 手册 Power Optimization
共1条
1/1 1 跳转至页
回复
我要赚赏金打赏帖 |
|
|---|---|
| 片外存储Flash使用方法(Arduino IDE环境)被打赏¥22元 | |
| 三分钟快速上手ESP-NOW(ArduinoIDE环境)被打赏¥23元 | |
| 【S32K3XX】LPSPI参数配置说明被打赏¥21元 | |
| 在WT9932C61-TINY上实现超声波测距被打赏¥22元 | |
| 基于WT9932C61-TINY的环境构建及OLED屏驱动测试被打赏¥20元 | |
| 【S32K3XX】Core-to-Core 中断使用被打赏¥21元 | |
| 「AI编程记录--含源码」用一晚上的时间写一个esp32的示波器被打赏¥19元 | |
| STM32C0116DK开发探索记(3)被打赏¥30元 | |
| STM32C0116DK开发探索记(2)被打赏¥24元 | |
| STM32C0116DK开发探索记(1)被打赏¥29元 | |
我要赚赏金
