EEPW论坛

 简介：了解高速DAC测速和评估
USB 2.0
FULL
SPEED
DELAY
DELAY
LVCMOS 16-BIT
I DATA PORT
LVDS 16-BIT
DATA PORT
DATACLOCKOUT
LVCMOS 16-BIT
Q DATA PORT
DELAY
CONTROL
PARALLEL TO
SERIAL
CONVERTERS
AND
LATCHES
CLOCK
DISTRIBUTION
LVMOS
40-PIN
CONNECTORS
DIRECT LVDS
CONNECTOR
SERIALIZED
LVDS
CONNECTOR
RJ45
CONNECTOR
DATACLKIN
(SMA)
FPGA
CLOCK
INPUTS
RAM
DELAY
CONTROL
4-BIT SPI INTERFACE
DATACLOCKOUT
06902-002 
ᆌᆩݔྷ!
ԨᆌᆩԴऻ঻ถକADIࠅິߛ໏ገ࣑ഗፇሞ՗ኙߛ໏ຕఇ
ገ࣑ഗ(DAC)ڦႠీ้໯ᆩڦ֪๬ݛ݆ăೠࠚߛ໏DAC
้Ljᆌړ֖੊ԨᆌᆩԴऻࢅ၎ᆌڦഗॲຕ਍๮֩ă
ۯༀ֪๬ᆘॲยዃ!
֪๬࿮ሗොۯༀݔྷ(SFDR)Ă঍ۙ฿ኈ(IMD)ࢅሯำ೷௢
܈(NSD)ڪ঍ୁ(AC)֖ຕڦۆ႙ᆘॲยዃස཮1໯๖ăᆩᇀ
ۯༀ֪๬ڦएԨยዃԈઔDAC้ዓڦኟ၀႑ࡽᇸĂگሯำ
ۉᇸĂೕ೷ݴဆᅏࢅຕ਍ஓ႙݀ิഗă੗ᅜ๑ᆩ߳ዖૌ႙
ڦஓ႙݀ิഗઠൻۯDACڦCMOSईLVDSຕ਍๼෇LjԈઔ
ඪᅪհႚ݀ิഗ(AWG)ࢅ၄ׇ੗Պײோንଚ(FPGA)ڪă
ADIࠅິᄺ༵ࠃକᅃዖຕ਍ஓ႙݀ิഗLjᅜၹዺ৊ႜՔጚ
ೠࠚă
PULSE
GENERATOR
SPECTRUM
ANALYZER
EITHER USE PULSE GENERATOR
OR DATA
CLOCK OUT TO CLOCK DPG
CLOCK SOURCE
DATA CLOCK OUT
཮2. DPG઀཮


AN-928：了解高速DAC测速和评估.pdf