这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用手册】Stratix II GX 10GbE Loopback Refer

共1条 1/1 1 跳转至

【应用手册】Stratix II GX 10GbE Loopback Reference Design

高工
2012-04-29 18:18:01     打赏
【应用手册】Stratix II GX 10GbE Loopback Reference Design
The Altera® Stratix® II GX 10 Gigabit Ethernet (10GbE) loopback reference design provides a sample design that demonstrates wire-speed operation of the 10GbE reference design
described in AN516: 10-Gbps Ethernet Reference Design. The loopback reference design is an SOPC Builder system that includes two instances of the custom 10GbE component from the earlier reference design and a 10 Gigabit Attachment Unit Interface (XAUI) transceiver for each. This design provides a general platform on which you can control, test, and monitor 10GbE operations.an561.pdf



关键词: 应用     手册     Stratix     10GbE     Loopb    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]