【应用笔记】AN367:在Stratix II器件中实现PLL重配置(AN 367: Implementing PLL Reconfiguration in Stratix II Devices)
锁相环(Phase-locked loops,PLLs)使用几个分频计数器和不同的压控振荡器(voltage-controlled oscillator,VCO)相位节拍,来实现频率综合和相移。
Phase-locked loops (PLLs) use several divide counters and different
voltage-controlled oscillator (VCO) phase taps to perform frequency synthesis and
phase shifts. In Stratix® II enhanced and fast PLLs, you can reconfigure both the
counter settings and phaseshift the PLL output clock in real time. You can also change
the charge pump and loop filter components, which dynamically affects the PLL
bandwidth. You can use these PLL components to update the output clock frequency,
PLL bandwidth, and phaseshift in real time, without reconfiguring the entire FPGA.an367.pdf
共1条
1/1 1 跳转至页
【应用笔记】AN367:在Stratix II器件中实现PLL重配置(AN 367: Implementing PLL Reconfiguration in S
共1条
1/1 1 跳转至页
回复
打赏帖 | |
---|---|
【Zephyr】使用Zephyr外设初始化过程解析被打赏30分 | |
【S32K146】S32DS watchdog 配置使用被打赏20分 | |
【Zephyr】使用 IAR 调试 Zephyr 镜像被打赏20分 | |
赚取电动螺丝刀+电源电路理论知识分享1被打赏5分 | |
我想要一部加热台+分享常见运算放大器电路的应用被打赏5分 | |
【Zephyr】MCXN947 Zephyr 开发入门适配shell被打赏20分 | |
我想要一部加热台+常见的MOS管驱动电路被打赏5分 | |
【我要开发板】6.联合MATLAB记录数据被打赏50分 | |
【换取手持数字示波器】MicrochipMPLABHarmony框架下串口调试printf输出记录被打赏29分 | |
【瑞萨RA2E1开发板】:使用ADC功能实现位移传感器采集方案被打赏20分 |