【应用笔记】高速通道设计的过孔优化技巧(Via Optimization Techniques for High-Speed Channel Designs)
本应用介绍高速通道设计的过孔优化技巧。
As more designs move toward high-speed serial links with picosecond
edge rates, any impedance discontinuity in the channel can adversely
affect signal quality. Channel discontinuities come from several sources
and each source must be carefully considered. One commonly
overlooked source of channel discontinuity is the signal via. Vias can add
jitter and reduce eye openings that can cause data misinterpretation by
the receiver.an529.pdf
共1条
1/1 1 跳转至页
【应用笔记】高速通道设计的过孔优化技巧(Via Optimization Techniques for High-Speed Channel Designs)
共1条
1/1 1 跳转至页
回复
有奖活动 | |
---|---|
“我踩过的那些坑”主题活动——第002期 | |
【EEPW电子工程师创研计划】技术变现通道已开启~ | |
发原创文章 【每月瓜分千元赏金 凭实力攒钱买好礼~】 | |
【EEPW在线】E起听工程师的声音! | |
高校联络员开始招募啦!有惊喜!! | |
【工程师专属福利】每天30秒,积分轻松拿!EEPW宠粉打卡计划启动! | |
送您一块开发板,2025年“我要开发板活动”又开始了! | |
打赏了!打赏了!打赏了! |