这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用笔记】高速通道设计的过孔优化技巧(Via Optimization Tec

共1条 1/1 1 跳转至

【应用笔记】高速通道设计的过孔优化技巧(Via Optimization Techniques for High-Speed Channel Designs)

高工
2012-05-26 13:49:55     打赏
【应用笔记】高速通道设计的过孔优化技巧(Via Optimization Techniques for High-Speed Channel Designs)
本应用介绍高速通道设计的过孔优化技巧。
As more designs move toward high-speed serial links with picosecond
edge rates, any impedance discontinuity in the channel can adversely
affect signal quality. Channel discontinuities come from several sources
and each source must be carefully considered. One commonly
overlooked source of channel discontinuity is the signal via. Vias can add
jitter and reduce eye openings that can cause data misinterpretation by
the receiver.an529.pdf



关键词: 应用     笔记     高速     通道     设计     过孔     优化     技巧     O    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]