电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用手册】Implementing CRCCs in Altera Devic

共1条 1/1 1 跳转至

【应用手册】Implementing CRCCs in Altera Devices

2012-05-14 11:19:58    评分

【应用手册】Implementing CRCCs in Altera Devices
Redundant encoding is a method of error detection that spreads the
information across more bits than the original data. The more redundant
bits you use, the greater the chance that you will detect transmission
errors. For example, a 16-bit increase in data record length misses 1 error
in 65,536, while a 32-bit increase misses only 1 error in over 4 billion.
Although these odds are favorable, undetectable errors can still occur.
The nature of common errors varies depending on the transmission and
storage medium, but undetectable errors can be caused by occasional
isolated-changed bits or short bursts of multiple-changed bits. To
minimize undetectable errors, you can distribute the data so that it is less
likely that transmission errors result in a valid encoding of an alternate set
of data.
Cyclic redundancy codes (CRCs) are a favored type of redundant
encoding. Cyclic redundancy code checkers (CRCCs) check for
differences between transmitted data and the original data. Data
transmission applications use CRCCs extensively. For example, the
Asynchronous Transfer Mode (ATM) specification requires a CRCC that
is implemented across the entire payload to ensure data integrity.

关键词: 应用     手册     Implementing     CRCCs         

共1条 1/1 1 跳转至


匿名不能发帖!请先 [ 登陆 注册 ]