这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用笔记】在APEX器件中使用ClockLock和ClockBoost PLL

共1条 1/1 1 跳转至

【应用笔记】在APEX器件中使用ClockLock和ClockBoost PLL功能(Using the ClockLock & ClockBoost PLL

高工
2012-05-24 22:39:33     打赏
【应用笔记】在APEX器件中使用ClockLock和ClockBoost PLL功能(Using the ClockLock & ClockBoost PLL Features in APEX Devices)
APEX 20k器件具有ClockLock和ClockBoost功能,该功能使用PLL来提高性能并提供时钟频率综合。
APEXTM 20K devices have the ClockLockTM and ClockBoostTM features,
which use phase-locked loops (PLLs) to increase performance and
provide clock-frequency synthesis. The ClockLock feature minimizes
clock delay and clock skew within the device, reducing clock-to-output
and setup times while maintaining zero hold times. The ClockBoost
feature allows designers to run the internal logic of the device at a faster
or slower rate than the input clock frequency. This technique simplifies
board design because the clock tree on the board does not have to
distribute a high-speed signal. Through the use of time-domain
multiplexing, the ClockBoost feature allows the designer to improve
device area efficiency by sharing resources within the device.an115.pdf



关键词: 应用     笔记     器件     使用     ClockLock     Clo    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]