这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用笔记】为高速通道设计优化由表面贴装焊盘引起的阻抗不连续(Optimizin

共1条 1/1 1 跳转至

【应用笔记】为高速通道设计优化由表面贴装焊盘引起的阻抗不连续(Optimizing Impedance Discontinuity Caused by Surf

高工
2012-05-26 13:35:45     打赏
【应用笔记】为高速通道设计优化由表面贴装焊盘引起的阻抗不连续(Optimizing Impedance Discontinuity Caused by Surface Mount Pads for High-Speed Channel Designs)
由于数据传输速率不断增加,如今的高速板设计师对升级他们的设计来满足不断增张的带宽需求,面临巨大挑战。
As data rates continue to increase, today’s high-speed board designers
face tremendous challenges upgrading their designs to meet increasing
bandwidth requirements. When implementing high-speed designs, any
small discontinuities in the physical geometries along the transmission
path can significantly degrade the signal. This degradation includes loss
of signal amplitude, reduction of signal rise time, and increased jitter. As
a result, you must be able to identify these discontinuities in the
high-speed channel and provide ways to mitigate their effects for better
signal transmission.an530.pdf



关键词: 应用     笔记     高速     通道     设计     优化     表面     贴装         

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]