EEPW论坛

Senior Circuits Engineer

【部门】MSIC-BJ CKT

【Responsibilities】

As a senior member of circuits team you will be responsible to

1. develop one or more of following IP circuits blocks used in our North / South bridge , multimedia or mix signal related products line

a. PLL

b. DLL

c. physical / electrical layers for DDR/PCIE … etc special circuits

d. high speed IO

e. high speed SRAM

f. high speed ADC/DAC

g. fuse, CAM, temp sensor … special circuits

2. provide guideline and document to layout team for above mentioned design blocks

3. provide technical training / guidance to junior engineers

4. characterize and document the silicon performance in system/production tests

5. plan and define the future direction of special circuits requirement to match with product road map.

6. plan the IP blocks deliverables and receivables and thus to meet design / program cycles validation requirements

【Requirements】

1. MS or above in Electrical Engineering or related fields

2. 5+ years of hands on experience in Analog IC design (80nm or below CMOS standard process is preferred) and familiar with analog layout requirements

3. excellent communications and team work skills

4. Familiar with the Cadence design and layout environment and simulation tools is preferred;

5. Experience with a full custom CMOS IC design project through the entire design cycle from concept to production release.  Knowledge of high-speed IC design, analog and digital circuit design, latch-up, fabrication process fundamentals, layout floor planning and optimization

 有意向的朋友请及时和我联系,010-64663304-10     tony@mrsconsulting.com.cn   赵先生