这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 企业专区 » Xilinx » 一个设计高速度XC9500XV的规划

共1条 1/1 1 跳转至

一个设计高速度XC9500XV的规划

高工
2012-06-19 11:28:07     打赏

CPLD design has advanced significantly beyond that of fast PAL design. Today's CPLDs must operate in systems that include microprocessors, memories, I/O devices, buses, multiple power supplies and multiple frequency clocks. The actual logic design is frequently minor with respect to the electrical issues that must be dealt with during debug.

xapp361.pdf




关键词: 一个     设计     高速度     XC9500XV     规划    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]